Abstract-This brief presents a fully monolithic voltage-controlled oscillator (VCO) based on double cross-coupled multivibrator architecture with a speed enhancing -load designed and implemented on a standard 0.35-m BiCMOS process. The tuning range achieved is greater than 1.6 GHz with a center frequency of 3.6 GHz and the measured phase noise is 98 2 dBc/Hz at an offset frequency of 600 kHz. The VCO draws 17.5 mA from a 2.4 V supply.
I. INTRODUCTION
Relaxation oscillator-based voltage-controlled oscillators (VCOs) are widely used in applications where a large tuning range is needed. However, the phase noise performance of the relaxation oscillator is generally much lower than the phase noise performance of resonator tank based LC VCOs, even when the LC-tank is realized using low quality factor inductors and varactors. The main advantage of relaxation oscillators compared to LC VCOs is their broader tuning range.
From the literature on relaxation-type oscillators [1] - [3] it can be seen that active switching device parasitics are the limiting factor of maximum frequency for this type of oscillator. In this brief, in addition to the active pull-down technique [4] - [6] , which was introduced in the context of multivibrators in [7] , [8] , another well-known method, peak shunting [9] , is shown to be useful in reducing switching time and so increasing the maximum possible oscillation frequency of the circuit, while still giving reasonable output power.
In Section II, the effects of using traditional shunt peaking enhancement for switching delay reduction and loop bandwidth extension are analyzed briefly. In Section III, the simulation and measurement results of a double cross-coupled multivibrator VCO, designed using CADENCE tools and implemented on ST Microelectronic's 0.35-m BiCMOS technology, are presented and in Section IV, the measured results are compared to those of other published relaxation-type oscillators.
II. USING THE RL-LOAD IN DOUBLE CROSS-COUPLED MULTIVIBRATOR

A. Frequency-Domain Analysis
Bandwidth extension of an amplifier by adding a zero [9] is known also as shunt peaking. Here it is used to extend the bandwidth of our multivibrator circuit. Fig. 1 shows the schematic of a double cross-coupled ICO with RL-loads with the equivalent collector capacitance to the ground. R c is the load resistor, C eq is the equivalent capacitance 
and
when an inductor is also used.
Using RC = 40 ; LC = 1 nH, and Ceq = 1 pF the plots of (1) and (2) seen in Fig. 2 (a) can be obtained. We can clearly see the bandwidth extension caused by adding an inductor into the circuit thereby adding one zero into the equivalent collector impedance function.
B. Pulse Shaping Effects of RL-Load
The switching transients can be estimated by calculating the current step responses of the collector load. For the RC-load, we can, after some calculation, write the differential pulse in the collectors as
In the case of the RL-load for the rising voltage pulse front we get (5) and di 1 (t)=dt is i 1 (t) dt
In (5) and (6) ! d is the damped resonance and is the neper frequency of the equivalent collector load circuit given by
The equation for the falling voltage pulse front v 2 (t) has the same form except that the direction of current change is different giving The differential voltage pulse front can be now approximated as
In Fig. 2 (b) the differential pulse fronts given by 3 and 10 are plotted using the values mentioned earlier and we can clearly see that the use of the RL-load both speeds up the switching and enhances the amplitude. The Q factor of the inductor is not critical since the series resistance R dampens the response in any case.
III. DESIGN AND IMPLEMENTATION OF THE DOUBLE CROSS-COUPLED VCO WITH ST-E 0.35-m BiCMOS TECHNOLOGY
The schematic of the double cross-coupled multivibrator VCO designed in this work is shown in Fig. 3 . The inductors on the collectors of the transistors Q1 and Q2 are realized as a center tapped coil. The inductance of both inductors is about 0.65 nH and the coupling between them is about 0.32. These values were obtained using ASITIC software [13] .
The resonance tanks on top of the current mirror transistors Q 9 and Q 10 are inserted to enhance the output impedance of these devices. The inductors are 1.4-nH inductors provided by the foundry.
A simple PMOS differential pair is used to create the differential control currents. These are equipped with a degeneration resistor to improve the linearity and, in order to achieve single-ended control the second input is biased with a simple resistive voltage divider. The current through the differential amplifier and also the current through the core circuit can be controlled by the V bias voltage. The output signal is taken from the active pull-down emitter followers.
After parasitic extraction the simulated center frequency was 3.92 GHz with 1.6-GHz tuning. The simulated phase noise with the control voltage of 1.0 V was 097 dBc/Hz at 600-kHz offset frequency. The simulated single-ended output power was 07 dBm.
The total current consumption was 17 mA from the 2.4-V supply.
The circuit was measured directly on the wafer using a HP4352A VCO/PLL signal analyzer with a HP70427A microwave downconverter and a Rohde & Schwarz FSEM30 spectrum analyzer. The measured center frequency was 3.61 GHz at a tuning range of 1.62 GHz. The measured single-ended output power was 04 dBm and the measured phase noise was 098. Table I . The chip micrograph is shown in Fig. 6 . Table II presents references to some published papers on relaxation oscillators [1] - [3] , [11] from the beginning of the 1990s up to the present. These indicate that the double cross-coupled VCO with the RL-load is capable of working at high frequencies. Compared to the traditional negative gm oscillators the architecture has a higher phase noise but in the category of relaxation oscillators it displays fairly good performance.
IV. COMPARISON
V. CONCLUSION
The advantages of the double cross-coupled multivibrator have been considered briefly as well as use of RL loading to increase the switching speed. The simple analysis showed that the series inductor improves the switching time. The simulation and measurement results of the double cross-coupled VCO implemented on the ST-E 0.35-m BiCMOS processes have been presented and are seen to be well correlated. Measurements showed that the tuning range can be broadened substantially but the control stability will need to be given more consideration in the future in order to lower the phase noise. Some comparison with other relaxation-types of VCOs was made showing that the double cross-coupled VCO can operate at gigahertz frequencies giving a wide tuning range and fairly low phase noise.
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I. INTRODUCTION
Minimum and maximum circuits have shown themselves to be useful building blocks in many applications such as neural networks, digital signal processing, and fuzzy logic [1] , [2] . When employed in artificial neural networks they traditionally take the form of winner-take-all (WTA) [3] - [6] or loser-take-all (LTA) [7] circuits. A WTA circuit can be regarded as a competitive network that chooses the maximum value out of a number of inputs. LTA circuits are multiple input versions of minimum function circuits. An emerging application of minimum function circuits is in the area of analog Viterbi decoders to decode convolutional codes [8] The author is with the Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB T2N 1N4, Canada (e-mail: maundy@enel.ucalgary.ca).
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has been implemented with digital circuits because of the ease of computation and implementation. However as the size of the trellis grows this can place some stringent memory and speed requirements on the digital circuits used. 
If a 2-state trellis or dicode system is used and fig = f0 ; 1g, the compare and select portion of the ACS block needs to determine the minimum of two summed quantities. In [5] , [8] , and [9] innovative comparators were proposed that perform the ACS task in a fast and efficient manner. Current differences as small as 1-A were reported which appear to far exceed previously reported analog Viterbi decoders. In this brief we report up on a min/max circuit that may be used as a possible CS component. Inspired by the work of [5] , [6] , [8] , [9] the circuit functions by actually computing the difference between two voltages and using that difference to determine the minimum or maximum of the two quantities. Two difference circuits are employed to determine the difference and a decision circuit compares the magnitude of the difference with zero. However, unlike its voltage [2] , [3] , [15] or current counterparts [5] , [8] , [9] our proposed circuit uses only two devices between the rails to achieve comparable speeds (> 100 Mbits) with its current counterparts. Throughout the paper we assume that the variables to be compared are functions of time but the time notion has been omitted for simplicity to illustrate the CS operation.
II. CIRCUIT DESCRIPTION
The proposed circuit is shown in Fig. 1 . It consists of level shifters formed by NMOS transistors M1-M6, M7-M12 and a decision circuit formed by the PMOS transistors M13-M16. The action of the level shifters is to form two difference circuits whose inputs are the same but reversed in polarity connections. A lone NMOS transistor MR acts as a reset switch to force the node voltages at x and y to be the same after the minimum input voltage is determined. The same nodes are connected to CMOS inverters that selectively switch via transmission gates, the voltage inputs depending on the voltages at nodes x and y.
For the moment let us assume that all the transistors except MR have their bulks tied to their sources so that bulk effects can be ignored. MR's bulk is tied to ground potential. In addition, the NMOS transistors are sized equally so that any given series connected pair will have the same drain current and, therefore, the same gate to source voltage. A bias voltage V bias is applied to transistors M1, M5, M7, and M11 and it is assumed that V bias > V Tn where V Tn is the threshold voltage of all the n-transistors. If transistors M2 and M8 are supplied with gate voltages V1 and V2 such that V1;2 > 2VTn, it follows that the voltages at the sources of M2 and M8 will be V 1 0V bias and V 2 0V bias , respectively. 
